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Abstract—An analysis and synthesis method for continuous-
time (CT) band-pass delta-sigma modulators, applicable in 
parallel converters is presented in this paper. This method 
makes the design of band-pass delta-sigma modulators possible 
in a wide range of central frequencies and high DAC+ADC 
delays. This method is also applicable for narrow-band delta-
sigma converters in order to improve their performances. 
(Abstract) 
I. INTRODUCTION  
Broad-band and wide-band applications require analog-
to-digital converters with large bandwidth which creates 
limitations when using delta-sigma modulators. 
In order to enlarge the bandwidth of a delta-sigma 
converter, the sampling clock frequency should be increased. 
However, the implementation of delta-sigma modulator is 
problematic due to the high frequency limitations [1]. 
Recently, the concept of parallel delta-sigma modulators has 
been introduced in several studies. A parallel converter uses 
M modulators working in parallel with each of them running 
at the same clock frequency [2]. This concept is a satisfactory 
solution since the signal bandwidth of the converter can be 
simply extended by adding more branches. In order to have a 
constant SNR ratio all over the bandwidth of the converter, 
each modulator should present similar Noise Transfer 
Function (NTF) in its own bandwidth.  
The demand for high speed delta-sigma modulators can 
be satisfied by using CT methods. Generally it is feasible to 
clock CT delta-sigma modulators at much higher frequencies 
than discrete-time (DT) delta-sigma modulators. Furthermore, 
CT analog circuits are less demanding than their DT 
counterparts in terms of power consumption and chip area 
[3]. On the other hand, they are more sensitive to circuit non-
idealities for a number of reasons. Some of which are 
inherent in CT delta-sigma such as loop delay and clock jitter 
noise. Moreover it is difficult to realize resonators with high-
Q factors. Even though Q-enhancement circuits can be 
employed, the linearity of the resonator will be deteriorated. 
The resonance frequency of resonators is also subject to 
process variations and temperature fluctuations. Therefore 
automatic tuning circuits are required [4]. As a result, the 
performances of CT delta-sigma are not capable to match 
those of DT ones in terms of dynamic range and SNR but CT 
methods are the only known way to design wide-band 
converters[5].                                                                       
This work is an extension of [6]. In section II, a method   to 
transform a discrete-time modulator into its continuous-time 
equivalent is explained considering the stability issues. The 
section III illustrates the issues introduced by the topology 
which is presented in section II. In section IV the synthesis 
method of a band-pass modulator is explained associated with 
CT band-pass topologies and a new optimization method is 
presented. This method gives the capability to improve the 
modulator performance in a wide range of central 
frequencies. 
II. CONTINUOUS-TIME MODULATOR DESIGN  
The method used for the design and analysis of 
continuous-time delta-sigma is presented in this section. A 
CT delta-sigma can be completely designed in DT domain 
and synthesized from its DT counterpart [7].  
 
 
 
Fig. 1.  Implementing a CT modulator with DAC delay 
The delay introduced by both DAC and ADC, and the 
shape of DAC output signal are taken into account with this 
method. The DT designed filter (F(Z)) is transformed into 
CT domain ( )(sG ) by using (1) [6], 
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where 
1−L  denotes the inverse Laplace transform, TZ  is the z-
transform at sampling period ( sT ) and )(sB  denotes delay and 
non-ideality part of DAC and ADC functionality. In this 
approach, we use standard tools available in symbolic 
calculation programs such as Laplace and z-transform [7]. 
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can be considered as additive feedback terms between 
the modulator output and the ADC input [6]. The order of 
)(ZD
 
depends on the ADC+DAC delay and is equal to its 
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integer part plus one [7]. As it is shown in Fig. 1, due to the 
DAC delay, only 
n
n za
−
,which is the last term of )(ZD , can be 
realized by feedback 3 ( 3T ). An analog feedback ( )(1 ZT ) must 
be introduced to realize the first term of )(ZD  due to the 
analog-to-digital conversion time which is usually more than 
one sampling period [6]. The other terms can be realized 
either by an analog switched filter or by a fast DAC (
2T ). 
CT topologies are sensitive to analog parameters. Large 
mismatches in analog parameters may leads to performance 
degradation or even instability. We propose to analyze 
stability using the modulus margin. Employing the modulus 
margin has a main advantage. Modulus margin is a number 
which can be a comprehensible reference to compare 
different circuits’ stability and sensitivity. Therefore, the 
modulus margin should be as great as it is possible. 
Classical analysis stability methods use a virtual 
multiplicative coefficient (1+λ) in the loop.  Modulus, gain 
and phase margin indicators correspond to different 
geometrical terms, characterizing the distance between the 
Nyquist plot of the open-loop and the critical point [ ]0,1 j− . As 
it is shown in Fig. 2, the modulus margin ( z∆ ) is defined as 
the radius of the circle centered in [ ]0,1 j− and tangent to the 
Nyquist plot of the filter [8].  
 
 
 
 
 
 
Fig. 2.  Modulus ( Z∆ ), gain ( K∆ ) and phase ( ϕ∆ ) margins for a open loop 
frequency characteristics 
The definition of the vector connecting the critical point, with 
the Nyquist plot, results in: 
               
( ){ } { }
{ }( ) ( ) 11
1
)()(max
)(min)(1min
−
∞
−
−
==∆
⇒=+=∆
ωω
ωω
jsjsz
jsjNTFz
                   
 (3)
 
In another word the modulus margin is equal to the inverse of 
the modulus of the sensitivity function )( jws [8]. So modulus 
margin covers the gain and phase margins information.  
It is preferable to be as little sensitive as possible to analog 
parameters. This margin is substantial and is counted as one 
of the most important parameters in the design of CT 
modulators. 
The modulus margin, obtained by this method, depends on 
the modulator central frequency as is explained in section IV. 
Its maximal value is reached when the modulator central 
frequency ( 0f ), is equal to 4/sf  where fs is the sampling 
frequency of modulator.   
III. DEALING WITH CENTERAL FREQUENCIES OTHER THAN 
4/sf  
The principle of parallel wide-band converters is based on 
dividing the wide-band input signal into narrow-band parts 
[2]. Each part is digitalized by a branch. If the NTF of each 
branch’s converter is not similar to the others, the global 
response of parallel structure will be disordered. Hence, a 
parallel structure, particularly the frequency band 
decomposition one, requires a cellule of converter in each 
branch which presents the same performance whatever the 
central frequency [2]. The model presented in Fig.1 is not 
suitable for this demand. Fig. 3 shows the NTF of a three 
resonators delta-sigma modulator designed in [7] using the 
proposed model in Fig.1 as a converter cellule for a frequency 
band decomposition parallel A/D.  
 
Fig. 3.   DSP of output’s noise versus central frequency for the topology of 
Fig. 1  
The NTF change is due to feedback 1. In another word 
feedback 1 at the input of ADC, between output and input of 
the sample and hold function, produces resolution loss.  
In order to understand the resolution loss, using linear model 
of sampler [7], the output signal of the global topology of Fig. 
1 has been calculated as follow: 
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The NTF of an ideal modulator (DAC+ADC delay =0) is 
equal to
)(1
1
ZF+
. In this case the NTF is multiplied 
by )(1 1 ZT− . )(1 1 ZT−  at f0 gives an estimation of the SNR 
variation. To show the influence of this term on the 
converter’s performance )(1 1 ZT−  is calculated for this three 
resonator delta-sigma modulator. The results are shown in 
Fig. 4. In general there is a progressive loss resolution when, 
central frequencies increases. Inversely, it can be noticed that 
in the special case in which the DAC delay is between sT1  
and  sT2  
for the central frequencies lower than
sf25.0 , the 
performance is improved.  
Furthermore feedback 1 leads to another kind of problem. 
Realizing feedback 1 is feasible with switched-capacitor or 
switched-current techniques which may limit the speed of the 
Modulator central frequency 
(a) : f0=0.21 
 
Modulator central frequency 
(a) : f0=0.25 
 
Modulator central frequency 
(a) : f0=0.29 
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modulator. Consequently, realizing this analog feedback may 
become the bottleneck of this topology.  
It is now clear that the performance of this modulator, 
particularly its SNR, depends on the modulator central 
frequency due to the feedback 1. While approximately, the 
SNR is almost independent of DAC delay in each delay 
period. Taking these reasons in consideration, the proposed 
solution is to eliminate the feedback 1(Fig.5). Consequently 
the NTF will be no more depended on the central frequency. 
On the other hand, it is also interesting to eliminate feedback 
2 to reduce the cost and complexity of implementation.  
 
Fig. 4.  
dB
ZT )(1 1−   variation versus central frequency (X axis) and DAC 
delay(Y axis), the X axis range from 
sf2.0 to sf3.0  , the Y axis range from 
sT1 to sT5.2 . 
 
IV. CONTINUOUS-TIME MODULATOR SYNTHESIS AND 
OPTIMIZATION METHOD  
Once the global transfer function of the continuous-time 
filter ( )(sG ) is known [9], the next step is the synthesis of this 
transfer function. A sixth order delta-sigma modulator has 
been chosen in order to illustrate the process (Fig. 5).  
 
 
 
 
 
 
 
Fig. 5. Topology for a Continuous-time 6th order delta-sigma modulator.  
The own resonators transfer functions ( )(sGk ) can be deduced 
from )(sG  and can be expressed as:  
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It has been supposed that )(/)()( sDsNsG = . )(sD can be 
fractionized as follow:  
                      )().().()( 321 sDsDsDsD =
                                      (6) 
Equation 7 corresponds to the topology shown in Fig. 5. 
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Due to eliminating T1 and T2, the NTF of proposed 
topology in Fig. 5 is not similar to those of Fig. 1. As a result, 
its NTF will not match the NTF expected from the delta-
sigma modulator. In order to performances recovery, an 
optimization method is applied.      
Due to the sample and hold function at the ADC input, 
the global transfer function of modulator (Fig.5) cannot be 
expressed in continuous-time. The proposed solution in this 
paper uses a transformation of CT modulator (Fig.5) to its DT 
equivalent. Afterwards the optimization criteria will be 
performed on DT transfer function. The optimization will be 
performed for the DAC delay between 1Ts and 2Ts due to the 
circuit instability by deleting T1 and T2 over 2Ts.  
In the present problem, there are an objective function 
and two constraints. The constraints are the nonlinear 
functions calculated by simulation, which are respectively 
SNR and modulus margin of filter. The objective function is a 
weight function achieved by combination of the two 
mentioned constraints. The goal of optimization is to 
maximize the objective function. So the problem can be put 
into the form:  
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The nonlinear functions employed in (8) have a major 
application. On defined interval, the constraints 1 and 2 are 
not convex. Respectively, the objective function is not 
convex. The nonlinear functions are defined so as to have a 
convex objective function. The function f ( RRf
n →: ) is a 
convex set if its domain is convex and: 
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The nonlinear functions have been achieved by experience 
and are tested for different cases. Due to nonlinearity of the 
problem, application of nonlinear programs methods (NLP) is 
required [10].  
The objective of this study is confirmation of this point 
that maximized optimization is achievable. In another word, 
when reaching the primary performance (initial performance 
achieved by using feedback 1 and 2), adjusting performance 
in all frequencies on set point is accessible to be used in 
parallel context.  
To illustrate this process we consider, the sixth order 
band-pass delta-sigma modulator topology of Fig. 5 for a 
loop delay equal to sT9.1 .As it is expected from the model 
specifications (Fig 5), performing optimization only on 3a  
and 3b , brings out the required results. Fig. 6 shows the 
optimized values of 3a  and 3b . Comparing Fig.3 and Fig.7 
shows the considerable improvement on NTF after 
optimization. As it is shown in Fig. 8, using this method has 
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two benefits, increasing modulus margin can be found as well 
as first SNR recovery. It should be mentioned that the results 
are related to the local optimum in the defined interval.  
 
                           (a)                                                 (b)  
 Fig. 6.  (a) 
3a  values for initial and optimized topology, (b) 3b values for 
initial and optimized topology; (DAC delay: 1.9
sT ) 
These local optimums depend on the conditions which are 
forced by the constraints. So this method is compatible with 
design requirements and it is possible to find another local 
optimum with changing the constraints definition. Here, a 
little SNR loss has been preferred in order to increase 
5significantly the modulus margin and as a result the 
stability.  
 
 
 
Fig. 7.  DSP of output’s noise of the optimized topology versus central 
frequency. 
Fig.9 compares the modulus margin of the initial filter (Fig. 
1) and that of the optimized filter (Fig. 5). This figure has 
been obtained by applying the contour command of 
MATLAB on modulus margin results versus DAC delay and 
f0 . Obviously, the modulus margin of the initial filter depends 
on f0, particularly for the low delays of DAC. (Fig. 9.a.)
 
     
                           (a)                                                                (b)                       
Fig. 8.   (a) Resolution results for initial and optimized topology, (b) 
Modulus margin results for initial and optimized topology; (DAC delay: 
1.9
sT ) 
There is a great increase in term of modulus margin by 
performing the optimization. Furthermore, the modulus 
margin of the optimized topology becomes approximately 
independent of DAC delay and f0 (Fig 7.b.).  
   
            (a): initial topology                  (b): optimized topology  
Fig. 9.  (a) Contour of modulus margin variation for the initial topology, (b) 
Contour of modulus margin variation for the optimized topology 
V. CONCLUSION  
In this paper, an optimization method for band-pass 
continuous-time delta-sigma modulators was briefly 
presented. The proposed optimization method has three major 
benefits. Firstly, by applying this method, we will be able to 
fix the performance of delta-sigma modulator all over its 
band, in the parallel context, or to find its best performance in 
the narrow band context. Making the modulators 
performances independent of DAC+ADC delay is the second 
benefit. As a result, the DAC+ADC between 
sT1 and s
T2  
allows applying dynamic element matching techniques, in the 
case of multi-bit modulators. The third benefit is to design a 
topology which is more and more insensitive to today’s 
analog technologies tolerance thanks to modulus margin 
increase.  
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